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Saturation Current Spikes Eliminated in Saturable Core Transformers 
The problem: 
To eliminate the high magnetization current spikes 
generated by saturable core transformers at the be-
ginning of core saturation. In dc-to-dc power con-
version circuits, these high current spikes cause over-
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heating of the power transistors, and denstruction 
eventually occurs. 
The solution: 
An unsaturating composite magnetic core trans-
former, consisting of two separate cores in parallel 
(see Fig. 1), designed so that the impending core 
saturation causes a signal to be generated, which
is then used to terminate the high current spike 
in the converter primary circuit. 
How it's done: 
The transformer comprises two uncut, saturable, 
magnetic cores C 1 and C 2 , stacked on top of each 
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other. Each core has a pair of control winds Wri 
and Wr2, and sensing windings Wdl and W d2 con-
nected in series opposition. Both of the cores and 
their respective control windings are enclosed by 
common centertapped primary and secondary windings 
W 11 and W 21 , respectively, such that the individual 
cores operate in parallel within the same transformer 
core, C l . When connected in a conventional dc-to-dc 
inverter circuit, no signal appears across the resistor 
Rdas long as the cores are unsaturated, because the 
control windings have an equal number of turns and 
have opposite polarity. However, when one of the 
cores begins to saturate, a voltage Ed developed 
across Rd activates a switch that removes the input 
power. 
A simplified waveform (see Fig. 2) demonstrates 
the effectiveness of the transformer in eliminating the 
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current spikes. The actual circuit implementation for 
controlling the current flow requires a simple thres-
hold circuit and a sequencing circuit that prevents 
the continuation of the inverter cycle until S 1 has 
reopened. This operation virtually eliminates the main 
cause of power failure and enables the power transis-
tor to process twice the load current than is presently 
available. 
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